< prev index next >

src/hotspot/cpu/aarch64/c2_MacroAssembler_aarch64.hpp

Print this page
*** 37,12 ***
   public:
    // Code used by cmpFastLock and cmpFastUnlock mach instructions in .ad file.
    void fast_lock(Register object, Register box, Register tmp, Register tmp2, Register tmp3);
    void fast_unlock(Register object, Register box, Register tmp, Register tmp2);
    // Code used by cmpFastLockLightweight and cmpFastUnlockLightweight mach instructions in .ad file.
!   void fast_lock_lightweight(Register object, Register t1, Register t2, Register t3);
!   void fast_unlock_lightweight(Register object, Register t1, Register t2, Register t3);
  
    void string_compare(Register str1, Register str2,
                        Register cnt1, Register cnt2, Register result,
                        Register tmp1, Register tmp2, FloatRegister vtmp1,
                        FloatRegister vtmp2, FloatRegister vtmp3,
--- 37,12 ---
   public:
    // Code used by cmpFastLock and cmpFastUnlock mach instructions in .ad file.
    void fast_lock(Register object, Register box, Register tmp, Register tmp2, Register tmp3);
    void fast_unlock(Register object, Register box, Register tmp, Register tmp2);
    // Code used by cmpFastLockLightweight and cmpFastUnlockLightweight mach instructions in .ad file.
!   void fast_lock_lightweight(Register object, Register box, Register t1, Register t2, Register t3);
!   void fast_unlock_lightweight(Register object, Register box, Register t1, Register t2, Register t3);
  
    void string_compare(Register str1, Register str2,
                        Register cnt1, Register cnt2, Register result,
                        Register tmp1, Register tmp2, FloatRegister vtmp1,
                        FloatRegister vtmp2, FloatRegister vtmp3,

*** 177,6 ***
--- 177,8 ---
                            FloatRegister one, SIMD_Arrangement T);
  
    void vector_signum_sve(FloatRegister dst, FloatRegister src, FloatRegister zero,
                           FloatRegister one, FloatRegister vtmp, PRegister pgtmp, SIMD_RegVariant T);
  
+   void load_nklass_compact(Register dst, Register obj, Register index, int scale, int disp);
+ 
  #endif // CPU_AARCH64_C2_MACROASSEMBLER_AARCH64_HPP
< prev index next >