< prev index next >

src/hotspot/share/c1/c1_LIR.hpp

Print this page




 884       , lir_label
 885       , lir_nop
 886       , lir_backwardbranch_target
 887       , lir_std_entry
 888       , lir_osr_entry
 889       , lir_build_frame
 890       , lir_fpop_raw
 891       , lir_24bit_FPU
 892       , lir_reset_FPU
 893       , lir_breakpoint
 894       , lir_rtcall
 895       , lir_membar
 896       , lir_membar_acquire
 897       , lir_membar_release
 898       , lir_membar_loadload
 899       , lir_membar_storestore
 900       , lir_membar_loadstore
 901       , lir_membar_storeload
 902       , lir_get_thread
 903       , lir_on_spin_wait


 904   , end_op0
 905   , begin_op1
 906       , lir_fxch
 907       , lir_fld
 908       , lir_ffree
 909       , lir_push
 910       , lir_pop
 911       , lir_null_check
 912       , lir_return
 913       , lir_leal
 914       , lir_branch
 915       , lir_cond_float_branch
 916       , lir_move
 917       , lir_convert
 918       , lir_alloc_object
 919       , lir_monaddr
 920       , lir_roundfp
 921       , lir_safepoint
 922       , lir_pack64
 923       , lir_unpack64


2113 
2114   void convert(Bytecodes::Code code, LIR_Opr left, LIR_Opr dst, ConversionStub* stub = NULL/*, bool is_32bit = false*/) { append(new LIR_OpConvert(code, left, dst, stub)); }
2115 
2116   void logical_and (LIR_Opr left, LIR_Opr right, LIR_Opr dst) { append(new LIR_Op2(lir_logic_and,  left, right, dst)); }
2117   void logical_or  (LIR_Opr left, LIR_Opr right, LIR_Opr dst) { append(new LIR_Op2(lir_logic_or,   left, right, dst)); }
2118   void logical_xor (LIR_Opr left, LIR_Opr right, LIR_Opr dst) { append(new LIR_Op2(lir_logic_xor,  left, right, dst)); }
2119 
2120   void   pack64(LIR_Opr src, LIR_Opr dst) { append(new LIR_Op1(lir_pack64,   src, dst, T_LONG, lir_patch_none, NULL)); }
2121   void unpack64(LIR_Opr src, LIR_Opr dst) { append(new LIR_Op1(lir_unpack64, src, dst, T_LONG, lir_patch_none, NULL)); }
2122 
2123   void null_check(LIR_Opr opr, CodeEmitInfo* info, bool deoptimize_on_null = false);
2124   void throw_exception(LIR_Opr exceptionPC, LIR_Opr exceptionOop, CodeEmitInfo* info) {
2125     append(new LIR_Op2(lir_throw, exceptionPC, exceptionOop, LIR_OprFact::illegalOpr, info));
2126   }
2127   void unwind_exception(LIR_Opr exceptionOop) {
2128     append(new LIR_Op1(lir_unwind, exceptionOop));
2129   }
2130 
2131   void push(LIR_Opr opr)                                   { append(new LIR_Op1(lir_push, opr)); }
2132   void pop(LIR_Opr reg)                                    { append(new LIR_Op1(lir_pop,  reg)); }


2133 
2134   void cmp(LIR_Condition condition, LIR_Opr left, LIR_Opr right, CodeEmitInfo* info = NULL) {
2135     append(new LIR_Op2(lir_cmp, condition, left, right, info));
2136   }
2137   void cmp(LIR_Condition condition, LIR_Opr left, int right, CodeEmitInfo* info = NULL) {
2138     cmp(condition, left, LIR_OprFact::intConst(right), info);
2139   }
2140 
2141   void cmp_mem_int(LIR_Condition condition, LIR_Opr base, int disp, int c, CodeEmitInfo* info);
2142   void cmp_reg_mem(LIR_Condition condition, LIR_Opr reg, LIR_Address* addr, CodeEmitInfo* info);
2143 
2144   void cmove(LIR_Condition condition, LIR_Opr src1, LIR_Opr src2, LIR_Opr dst, BasicType type) {
2145     append(new LIR_Op2(lir_cmove, condition, src1, src2, dst, type));
2146   }
2147 
2148   void cas_long(LIR_Opr addr, LIR_Opr cmp_value, LIR_Opr new_value,
2149                 LIR_Opr t1, LIR_Opr t2, LIR_Opr result = LIR_OprFact::illegalOpr);
2150   void cas_obj(LIR_Opr addr, LIR_Opr cmp_value, LIR_Opr new_value,
2151                LIR_Opr t1, LIR_Opr t2, LIR_Opr result = LIR_OprFact::illegalOpr);
2152   void cas_int(LIR_Opr addr, LIR_Opr cmp_value, LIR_Opr new_value,




 884       , lir_label
 885       , lir_nop
 886       , lir_backwardbranch_target
 887       , lir_std_entry
 888       , lir_osr_entry
 889       , lir_build_frame
 890       , lir_fpop_raw
 891       , lir_24bit_FPU
 892       , lir_reset_FPU
 893       , lir_breakpoint
 894       , lir_rtcall
 895       , lir_membar
 896       , lir_membar_acquire
 897       , lir_membar_release
 898       , lir_membar_loadload
 899       , lir_membar_storestore
 900       , lir_membar_loadstore
 901       , lir_membar_storeload
 902       , lir_get_thread
 903       , lir_on_spin_wait
 904       , lir_getfp
 905       , lir_getsp
 906   , end_op0
 907   , begin_op1
 908       , lir_fxch
 909       , lir_fld
 910       , lir_ffree
 911       , lir_push
 912       , lir_pop
 913       , lir_null_check
 914       , lir_return
 915       , lir_leal
 916       , lir_branch
 917       , lir_cond_float_branch
 918       , lir_move
 919       , lir_convert
 920       , lir_alloc_object
 921       , lir_monaddr
 922       , lir_roundfp
 923       , lir_safepoint
 924       , lir_pack64
 925       , lir_unpack64


2115 
2116   void convert(Bytecodes::Code code, LIR_Opr left, LIR_Opr dst, ConversionStub* stub = NULL/*, bool is_32bit = false*/) { append(new LIR_OpConvert(code, left, dst, stub)); }
2117 
2118   void logical_and (LIR_Opr left, LIR_Opr right, LIR_Opr dst) { append(new LIR_Op2(lir_logic_and,  left, right, dst)); }
2119   void logical_or  (LIR_Opr left, LIR_Opr right, LIR_Opr dst) { append(new LIR_Op2(lir_logic_or,   left, right, dst)); }
2120   void logical_xor (LIR_Opr left, LIR_Opr right, LIR_Opr dst) { append(new LIR_Op2(lir_logic_xor,  left, right, dst)); }
2121 
2122   void   pack64(LIR_Opr src, LIR_Opr dst) { append(new LIR_Op1(lir_pack64,   src, dst, T_LONG, lir_patch_none, NULL)); }
2123   void unpack64(LIR_Opr src, LIR_Opr dst) { append(new LIR_Op1(lir_unpack64, src, dst, T_LONG, lir_patch_none, NULL)); }
2124 
2125   void null_check(LIR_Opr opr, CodeEmitInfo* info, bool deoptimize_on_null = false);
2126   void throw_exception(LIR_Opr exceptionPC, LIR_Opr exceptionOop, CodeEmitInfo* info) {
2127     append(new LIR_Op2(lir_throw, exceptionPC, exceptionOop, LIR_OprFact::illegalOpr, info));
2128   }
2129   void unwind_exception(LIR_Opr exceptionOop) {
2130     append(new LIR_Op1(lir_unwind, exceptionOop));
2131   }
2132 
2133   void push(LIR_Opr opr)                                   { append(new LIR_Op1(lir_push, opr)); }
2134   void pop(LIR_Opr reg)                                    { append(new LIR_Op1(lir_pop,  reg)); }
2135   void getfp(LIR_Opr reg)                                  { append(new LIR_Op0(lir_getfp, reg)); }
2136   void getsp(LIR_Opr reg)                                  { append(new LIR_Op0(lir_getsp, reg)); }
2137 
2138   void cmp(LIR_Condition condition, LIR_Opr left, LIR_Opr right, CodeEmitInfo* info = NULL) {
2139     append(new LIR_Op2(lir_cmp, condition, left, right, info));
2140   }
2141   void cmp(LIR_Condition condition, LIR_Opr left, int right, CodeEmitInfo* info = NULL) {
2142     cmp(condition, left, LIR_OprFact::intConst(right), info);
2143   }
2144 
2145   void cmp_mem_int(LIR_Condition condition, LIR_Opr base, int disp, int c, CodeEmitInfo* info);
2146   void cmp_reg_mem(LIR_Condition condition, LIR_Opr reg, LIR_Address* addr, CodeEmitInfo* info);
2147 
2148   void cmove(LIR_Condition condition, LIR_Opr src1, LIR_Opr src2, LIR_Opr dst, BasicType type) {
2149     append(new LIR_Op2(lir_cmove, condition, src1, src2, dst, type));
2150   }
2151 
2152   void cas_long(LIR_Opr addr, LIR_Opr cmp_value, LIR_Opr new_value,
2153                 LIR_Opr t1, LIR_Opr t2, LIR_Opr result = LIR_OprFact::illegalOpr);
2154   void cas_obj(LIR_Opr addr, LIR_Opr cmp_value, LIR_Opr new_value,
2155                LIR_Opr t1, LIR_Opr t2, LIR_Opr result = LIR_OprFact::illegalOpr);
2156   void cas_int(LIR_Opr addr, LIR_Opr cmp_value, LIR_Opr new_value,


< prev index next >