1 /*
 2  * Copyright (c) 1999, 2020, Oracle and/or its affiliates. All rights reserved.
 3  * Copyright (c) 2014, 2015, Red Hat Inc. All rights reserved.
 4  * Copyright (c) 2020, 2021, Huawei Technologies Co., Ltd. All rights reserved.
 5  * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
 6  *
 7  * This code is free software; you can redistribute it and/or modify it
 8  * under the terms of the GNU General Public License version 2 only, as
 9  * published by the Free Software Foundation.
10  *
11  * This code is distributed in the hope that it will be useful, but WITHOUT
12  * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
13  * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
14  * version 2 for more details (a copy is included in the LICENSE file that
15  * accompanied this code).
16  *
17  * You should have received a copy of the GNU General Public License version
18  * 2 along with this work; if not, write to the Free Software Foundation,
19  * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
20  *
21  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
22  * or visit www.oracle.com if you need additional information or have any
23  * questions.
24  *
25  */
26 
27 #ifndef CPU_RISCV_GLOBALDEFINITIONS_RISCV_HPP
28 #define CPU_RISCV_GLOBALDEFINITIONS_RISCV_HPP
29 
30 const int StackAlignmentInBytes = 16;
31 
32 // Indicates whether the C calling conventions require that
33 // 32-bit integer argument values are extended to 64 bits.
34 const bool CCallingConventionRequiresIntsAsLongs = false;
35 
36 // RISC-V has adopted a multicopy atomic model closely following
37 // that of ARMv8.
38 #define CPU_MULTI_COPY_ATOMIC
39 
40 // We treat concurrent modification and execution of instructions
41 // conservatively on RISC-V, just like it was done in aarch64 port.
42 #define DEOPTIMIZE_WHEN_PATCHING
43 
44 #define SUPPORTS_NATIVE_CX8
45 
46 #define SUPPORT_RESERVED_STACK_AREA
47 
48 #define COMPRESSED_CLASS_POINTERS_DEPENDS_ON_COMPRESSED_OOPS false
49 
50 #endif // CPU_RISCV_GLOBALDEFINITIONS_RISCV_HPP