1 /*
 2  * Copyright (c) 1997, 2023, Oracle and/or its affiliates. All rights reserved.
 3  * Copyright (c) 2012, 2018 SAP SE. All rights reserved.
 4  * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
 5  *
 6  * This code is free software; you can redistribute it and/or modify it
 7  * under the terms of the GNU General Public License version 2 only, as
 8  * published by the Free Software Foundation.
 9  *
10  * This code is distributed in the hope that it will be useful, but WITHOUT
11  * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
12  * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
13  * version 2 for more details (a copy is included in the LICENSE file that
14  * accompanied this code).
15  *
16  * You should have received a copy of the GNU General Public License version
17  * 2 along with this work; if not, write to the Free Software Foundation,
18  * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
19  *
20  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
21  * or visit www.oracle.com if you need additional information or have any
22  * questions.
23  *
24  */
25 
26 #ifndef CPU_PPC_RELOCINFO_PPC_HPP
27 #define CPU_PPC_RELOCINFO_PPC_HPP
28 
29   // machine-dependent parts of class relocInfo
30  private:
31   enum {
32     // Since Power instructions are whole words,
33     // the two low-order offset bits can always be discarded.
34     offset_unit        =  4,
35 
36     // There is no need for format bits; the instructions are
37     // sufficiently self-identifying.
38 #ifndef _LP64
39     format_width       =  0
40 #else
41     // Except narrow oops in 64-bits VM.
42     // Must be at least 2 for ZGC GC barrier patching.
43     // Must be at least 3 for Shenandoah GC barrier patching.
44     format_width       =  3
45 #endif
46   };
47 
48  public:
49 
50   // This platform has no oops in the code that are not also
51   // listed in the oop section.
52   static bool mustIterateImmediateOopsInCode() { return false; }
53 
54 #endif // CPU_PPC_RELOCINFO_PPC_HPP