< prev index next >

src/hotspot/cpu/aarch64/c1_LIRAssembler_aarch64.hpp

Print this page

62                CodeEmitInfo* info, bool wide, bool is_volatile);
63   void load_unordered(LIR_Address *from_addr, LIR_Opr dest, BasicType type, bool wide, CodeEmitInfo* info);
64   void load_volatile(LIR_Address *from_addr, LIR_Opr dest, BasicType type, CodeEmitInfo* info);
65 
66   static const int max_tableswitches = 20;
67   struct tableswitch switches[max_tableswitches];
68   int tableswitch_count;
69 
70   void init() { tableswitch_count = 0; }
71 
72   void deoptimize_trap(CodeEmitInfo *info);
73 
74   enum {
75     // call stub: CompiledDirectCall::to_interp_stub_size() +
76     //            CompiledDirectCall::to_trampoline_stub_size()
77     _call_stub_size = 13 * NativeInstruction::instruction_size,
78     _exception_handler_size = DEBUG_ONLY(1*K) NOT_DEBUG(175),
79     _deopt_handler_size = 4 * NativeInstruction::instruction_size
80   };
81 



82 public:
83 
84   void store_parameter(Register r, int offset_from_esp_in_words);
85   void store_parameter(jint c,     int offset_from_esp_in_words);
86   void store_parameter(jobject c,  int offset_from_esp_in_words);
87 
88 #endif // CPU_AARCH64_C1_LIRASSEMBLER_AARCH64_HPP

62                CodeEmitInfo* info, bool wide, bool is_volatile);
63   void load_unordered(LIR_Address *from_addr, LIR_Opr dest, BasicType type, bool wide, CodeEmitInfo* info);
64   void load_volatile(LIR_Address *from_addr, LIR_Opr dest, BasicType type, CodeEmitInfo* info);
65 
66   static const int max_tableswitches = 20;
67   struct tableswitch switches[max_tableswitches];
68   int tableswitch_count;
69 
70   void init() { tableswitch_count = 0; }
71 
72   void deoptimize_trap(CodeEmitInfo *info);
73 
74   enum {
75     // call stub: CompiledDirectCall::to_interp_stub_size() +
76     //            CompiledDirectCall::to_trampoline_stub_size()
77     _call_stub_size = 13 * NativeInstruction::instruction_size,
78     _exception_handler_size = DEBUG_ONLY(1*K) NOT_DEBUG(175),
79     _deopt_handler_size = 4 * NativeInstruction::instruction_size
80   };
81 
82   void arraycopy_inlinetype_check(Register obj, Register tmp, CodeStub* slow_path, bool is_dest, bool null_check);
83   void move(LIR_Opr src, LIR_Opr dst);
84 
85 public:
86 
87   void store_parameter(Register r, int offset_from_esp_in_words);
88   void store_parameter(jint c,     int offset_from_esp_in_words);
89   void store_parameter(jobject c,  int offset_from_esp_in_words);
90 
91 #endif // CPU_AARCH64_C1_LIRASSEMBLER_AARCH64_HPP
< prev index next >