< prev index next >

src/hotspot/cpu/riscv/templateTable_riscv.hpp

Print this page
@@ -1,7 +1,7 @@
  /*
-  * Copyright (c) 2003, 2019, Oracle and/or its affiliates. All rights reserved.
+  * Copyright (c) 2003, 2026, Oracle and/or its affiliates. All rights reserved.
   * Copyright (c) 2014, Red Hat Inc. All rights reserved.
   * Copyright (c) 2020, 2021, Huawei Technologies Co., Ltd. All rights reserved.
   * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
   *
   * This code is free software; you can redistribute it and/or modify it

@@ -32,6 +32,8 @@
                                   Register flags);
  
  // Helpers
  static void index_check(Register array, Register index);
  
+ static void invoke_is_substitutable(Register aobj, Register bobj, Label& is_subst, Label& not_subst);
+ 
  #endif // CPU_RISCV_TEMPLATETABLE_RISCV_HPP
< prev index next >