< prev index next >

src/hotspot/cpu/aarch64/gc/shenandoah/shenandoahBarrierSetAssembler_aarch64.hpp

Print this page

 18  * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
 19  *
 20  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
 21  * or visit www.oracle.com if you need additional information or have any
 22  * questions.
 23  *
 24  */
 25 
 26 #ifndef CPU_AARCH64_GC_SHENANDOAH_SHENANDOAHBARRIERSETASSEMBLER_AARCH64_HPP
 27 #define CPU_AARCH64_GC_SHENANDOAH_SHENANDOAHBARRIERSETASSEMBLER_AARCH64_HPP
 28 
 29 #include "asm/macroAssembler.hpp"
 30 #include "gc/shared/barrierSetAssembler.hpp"
 31 #include "gc/shenandoah/shenandoahBarrierSet.hpp"
 32 #ifdef COMPILER1
 33 class LIR_Assembler;
 34 class ShenandoahPreBarrierStub;
 35 class ShenandoahLoadReferenceBarrierStub;
 36 class StubAssembler;
 37 #endif



 38 class StubCodeGenerator;
 39 
 40 class ShenandoahBarrierSetAssembler: public BarrierSetAssembler {

 41 private:
 42 
 43   void satb_write_barrier_pre(MacroAssembler* masm,
 44                               Register obj,
 45                               Register pre_val,
 46                               Register thread,
 47                               Register tmp1,
 48                               Register tmp2,
 49                               bool tosca_live,
 50                               bool expand_call);
 51   void shenandoah_write_barrier_pre(MacroAssembler* masm,
 52                                     Register obj,
 53                                     Register pre_val,
 54                                     Register thread,
 55                                     Register tmp,
 56                                     bool tosca_live,
 57                                     bool expand_call);
 58 
 59   void store_check(MacroAssembler* masm, Register obj);
 60 

 71 
 72 #ifdef COMPILER1
 73   void gen_pre_barrier_stub(LIR_Assembler* ce, ShenandoahPreBarrierStub* stub);
 74   void gen_load_reference_barrier_stub(LIR_Assembler* ce, ShenandoahLoadReferenceBarrierStub* stub);
 75   void generate_c1_pre_barrier_runtime_stub(StubAssembler* sasm);
 76   void generate_c1_load_reference_barrier_runtime_stub(StubAssembler* sasm, DecoratorSet decorators);
 77 #endif
 78 
 79   virtual void arraycopy_prologue(MacroAssembler* masm, DecoratorSet decorators, bool is_oop,
 80                                   Register src, Register dst, Register count, RegSet saved_regs);
 81   virtual void arraycopy_epilogue(MacroAssembler* masm, DecoratorSet decorators, bool is_oop,
 82                                   Register start, Register count, Register tmp, RegSet saved_regs);
 83   virtual void load_at(MacroAssembler* masm, DecoratorSet decorators, BasicType type,
 84                        Register dst, Address src, Register tmp1, Register tmp2);
 85   virtual void store_at(MacroAssembler* masm, DecoratorSet decorators, BasicType type,
 86                         Address dst, Register val, Register tmp1, Register tmp2, Register tmp3);
 87   virtual void try_resolve_jobject_in_native(MacroAssembler* masm, Register jni_env,
 88                                              Register obj, Register tmp, Label& slowpath);
 89   void cmpxchg_oop(MacroAssembler* masm, Register addr, Register expected, Register new_val,
 90                    bool acquire, bool release, bool is_cae, Register result);








 91 };
 92 
 93 #endif // CPU_AARCH64_GC_SHENANDOAH_SHENANDOAHBARRIERSETASSEMBLER_AARCH64_HPP

 18  * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
 19  *
 20  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
 21  * or visit www.oracle.com if you need additional information or have any
 22  * questions.
 23  *
 24  */
 25 
 26 #ifndef CPU_AARCH64_GC_SHENANDOAH_SHENANDOAHBARRIERSETASSEMBLER_AARCH64_HPP
 27 #define CPU_AARCH64_GC_SHENANDOAH_SHENANDOAHBARRIERSETASSEMBLER_AARCH64_HPP
 28 
 29 #include "asm/macroAssembler.hpp"
 30 #include "gc/shared/barrierSetAssembler.hpp"
 31 #include "gc/shenandoah/shenandoahBarrierSet.hpp"
 32 #ifdef COMPILER1
 33 class LIR_Assembler;
 34 class ShenandoahPreBarrierStub;
 35 class ShenandoahLoadReferenceBarrierStub;
 36 class StubAssembler;
 37 #endif
 38 #ifdef COMPILER2
 39 class MachNode;
 40 #endif // COMPILER2
 41 class StubCodeGenerator;
 42 
 43 class ShenandoahBarrierSetAssembler: public BarrierSetAssembler {
 44   friend class ShenandoahCASBarrierSlowStub;
 45 private:
 46 
 47   void satb_write_barrier_pre(MacroAssembler* masm,
 48                               Register obj,
 49                               Register pre_val,
 50                               Register thread,
 51                               Register tmp1,
 52                               Register tmp2,
 53                               bool tosca_live,
 54                               bool expand_call);
 55   void shenandoah_write_barrier_pre(MacroAssembler* masm,
 56                                     Register obj,
 57                                     Register pre_val,
 58                                     Register thread,
 59                                     Register tmp,
 60                                     bool tosca_live,
 61                                     bool expand_call);
 62 
 63   void store_check(MacroAssembler* masm, Register obj);
 64 

 75 
 76 #ifdef COMPILER1
 77   void gen_pre_barrier_stub(LIR_Assembler* ce, ShenandoahPreBarrierStub* stub);
 78   void gen_load_reference_barrier_stub(LIR_Assembler* ce, ShenandoahLoadReferenceBarrierStub* stub);
 79   void generate_c1_pre_barrier_runtime_stub(StubAssembler* sasm);
 80   void generate_c1_load_reference_barrier_runtime_stub(StubAssembler* sasm, DecoratorSet decorators);
 81 #endif
 82 
 83   virtual void arraycopy_prologue(MacroAssembler* masm, DecoratorSet decorators, bool is_oop,
 84                                   Register src, Register dst, Register count, RegSet saved_regs);
 85   virtual void arraycopy_epilogue(MacroAssembler* masm, DecoratorSet decorators, bool is_oop,
 86                                   Register start, Register count, Register tmp, RegSet saved_regs);
 87   virtual void load_at(MacroAssembler* masm, DecoratorSet decorators, BasicType type,
 88                        Register dst, Address src, Register tmp1, Register tmp2);
 89   virtual void store_at(MacroAssembler* masm, DecoratorSet decorators, BasicType type,
 90                         Address dst, Register val, Register tmp1, Register tmp2, Register tmp3);
 91   virtual void try_resolve_jobject_in_native(MacroAssembler* masm, Register jni_env,
 92                                              Register obj, Register tmp, Label& slowpath);
 93   void cmpxchg_oop(MacroAssembler* masm, Register addr, Register expected, Register new_val,
 94                    bool acquire, bool release, bool is_cae, Register result);
 95 #ifdef COMPILER2
 96 
 97   void load_ref_barrier_c2(const MachNode* node, MacroAssembler* masm, Register obj, Register addr, Register tmp, bool narrow, bool maybe_null);
 98   void satb_barrier_c2(const MachNode* node, MacroAssembler* masm, Register obj, Register pre_val);
 99   void card_barrier_c2(const MachNode* node, MacroAssembler* masm, Register addr, Register tmp);
100   void cmpxchg_oop_c2(const MachNode* node, MacroAssembler* masm, Register addr, Register expected, Register new_val, Register result,
101                       bool acquire, bool release, bool weak, bool is_cae);
102 #endif
103 };
104 
105 #endif // CPU_AARCH64_GC_SHENANDOAH_SHENANDOAHBARRIERSETASSEMBLER_AARCH64_HPP
< prev index next >